.jpg?1763673728)
Posted 1 month ago
High Speed SerDes Validation Engineer
AI Summary
High Speed SerDes Validation Engineer focuses on validating PCIe PHY/SerDes performance, developing test plans, debugging PHY/firmware issues, and collaborating with cross-functional teams to ensure compliance and optimal SerDes throughput.
About this role
About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
About the Role:
- Ensure SKHMS eSSD products meet PCISIG PCIe PHY Electrical Compliance and be listed on the integrator list.
- Optimize PCIe PHY Performance across servers and platforms.
Responsibilities:
- Define validation goals, objectives, and metrics to ensure product performance and compliance.
- Develop and execute comprehensive test plans for SerDes interfaces (PCIe).
- Debugging and troubleshooting PHY/firmware-related issues affecting interface performance.
- Analyze test data to identify trends and issues, providing actionable insights to improve SerDes performance.
- Collaborate with cross-functional teams to resolve and optimize PHY related issues.
Minimum Qualifications:
- BS in Electrical engineer or BS in Computer Engineering or equivalent experience.
- Good understanding of DSP-based high-speed SERDES architectures.
- Familiarity with lab instrumentations like Oscilloscopes, BERT, TDR, VNA.
- Hands-on experience with SERDES performance tuning.
Preferred Qualifications:
- Coding experience with programming and scripting languages such as C/C++, JS and Python.
- Signal and Power Integrity Knowledge.
Skills
Explore related jobs
More jobs at SK hynix memory solutions America Inc.
Similar BERT jobs
Jobs in San Jose
- RTL Engineer, Networking ASICHudson Manpower · San Jose, California
Handyman | $37/hr | $1500 Bonus | 5+ yrsHoney Homes (Ashby) · San Jose- Bookkeeper (US GAAP)Digitals AI Inc · San Jose, California
- Director, External Reporting and Technical Accounting- ContractorAlign Technology · US-California-San Jose
Independent Living Skills Direct Service ProviderAbilitypath · San Jose, Canada- Service Technician (Level 3 / 4 Land Rover) - Jaguar Land Rover San JoseSonic Automotive · San Jose, CA