Jobless Developer
ARSIEM logo
ARSIEM

Posted 3 months ago

Open

388 Senior Hardware/Software Design Engineer

Annapolis Junction, MDOn-siteFull-time

AI Summary

Senior Hardware/Software Design Engineer designs, develops, constructs, and tests FPGA-based electronic hardware and software processing components for RF communication and collection subsystems.

About this role

About ARSIEM Corporation

At ARSIEM Corporation we are committed to fostering a proven and trusted partnership with our government clients. We provide support to multiple agencies across the United States Government. ARSIEM has an experienced workforce of qualified professionals committed to providing the best possible support.

As demand increases, ARSIEM continues to provide reliable and cutting-edge technical solutions at the best value to our clients. That means a career packed with opportunities to grow and the ability to have an impact on every client you work with.

ARSIEM is looking for a an experienced Senior HW/SW Design Engineer to join a small team to design, develop, construct, and test electronic hardware (FPGA) and software processing components for subsystems supporting RF communication and collection systems. This position requires expertise in FPGA development, digital signal processing implementation, and software-hardware integration to support mission critical requirements. The contractor will lead technical design efforts, implement DSP algorithms and associated technical components in FPGA hardware, integrate with existing Linux code bases, bridge FPGA to software stack connection, plus document those efforts. This role combines hardware design responsibilities (FPGA RTL development, timing closure, resource optimization) with software development (integration code, system-level software) to deliver complete subsystem solutions. This position will support one of our government clients in Annapolis Junction, MD.

Responsibilities

  • Implement DSP and associated technical components in FPGA for code base integration.

    • Minimum Qualifications

  • Strong experience required for FPGA coding, Digital Signal Processing theory & application, Interfacing FPGA code with existing code bases and software.
  • Knowledge of signal processing blocks and related DSP components, Linux OS, coding ability in C and C++.
  • Bachelor's degree plus 8-years of relevant experience or equivalent.

    • Preferred Qualifications

  • Additional experience with Vivado required.
  • Experience with Epiq Solution PDK preferred.

    • Skills

    C++Digital Signal ProcessingDSP AlgorithmsFPGAHardware-software IntegrationLinuxVivado

    Explore related jobs

    More jobs at ARSIEM

    Similar C++ jobs

    Browse these categories

    C++ JobsLinux JobsJobs in United States

    Market data for software engineer roles

    All reports →