
Posted 7 months ago
ASIC Design Engineer - Staff
AI Summary
Staff ASIC Design Engineer designing and developing ASICs for optical transceivers, writing Verilog/SystemVerilog, performing synthesis and verification, and optimizing for PPA.
About this role
About the Role:
Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure.
Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next-generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting-edge technologies.
Locations Available: Irvine, CA HQ, San Jose, CA, Austin, TX, Ottawa Ontario, CN, & Vancouver
Key Responsibilities:
- Design and implement digital circuits using HDL (Verilog/ System Verilog).
- Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis
- Optimize designs for performance, power, and area (PPA) requirements.
- Perform RTL simulation and verification to ensure design functionality.
- Participate in design reviews and provide technical guidance to team members.
- Collaborate with cross-functional teams on system integration and validation.
Qualifications:
- Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.
- 3+ years of experience in digital design and verification.
- Proficiency in HDLs such as Verilog, or System Verilog.
- Strong understanding of digital design principles and methodologies.
- Familiarity with ASIC design flow, and experience with ASIC design tools.
- Knowledge of low-power design techniques.
- Familiarity with verification methodologies (e.g., UVM, formal verification).
- Excellent problem-solving, strong communication and teamwork skills.
Preferred Skills
- Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.
- Experience with scripting languages (e.g., Python, Tcl).
- Understanding of Optical Communication Standards is a plus.
- Ability to multitask and adapt to a fast-paced, dynamic environment.
Salary Range
$150,000 - $250,000 Base Annually
The final offer will be determined based on job-related skills, experience, qualifications, and location.
Skills
Explore related jobs
More jobs at Celero Communications, Inc.
Similar ASIC Design Flow jobs
Jobs in Irvine
Mechanical Engineering Manager / Principal Mechanical Engineer IVIris Technology Corp · Irvine, California- Delivery Driver(08682) - 6622 Irvine Center DriveDomino's · Irvine, CA
OluKai, melin, Roark (Tradewind Services) Senior Manager, Operations Program ManagementArchipelago Companies · Irvine, California
BuyerArea51 Electronics · Irvine, California
Premium Wellness Sales Consultant (Inbound Sales)JNH Lifestyles · Irvine, California- Franchise Restaurant Manager -Bilingual (Korean/ English)Woongjin, Inc · Irvine, CA
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.