Posted 24 days ago
ASIC Physical Design Engineer
AI Summary
Leads macro-level RTL-to-GDSII physical implementation and signoff for ASIC designs, collaborating with front-end teams to translate architecture into optimal physical implementations while ensuring design correctness and reliability.
About this role
This is a hybrid role with four days per week at Cisco’s Yerevan office.
Meet the Team
The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact
Lead macro-level RTL-to-GDSII physical implementation and signoff. Collaborate with Front-End teams to translate architecture into optimal physical design. Perform synthesis, floorplanning, placement, Clock Tree Synthesis, and routing. Optimize power, performance, and area while maintaining design correctness through formal verification. Execute static timing analysis, physical verification, formal checks, and signoff closure to ensure reliable, high-quality silicon. Analyze and resolve Electromigration and IR-drop issues to meet reliability and performance signoff targets.
Minimum Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
- 5+ years of hands-on experience in ASIC design and physical implementation.
- Proven track record in ASIC physical design and verification preferably in complex SoC or block-level projects.
- Deep knowledge of block-level synthesis, place-and-route (PnR), and timing closure.
- Experience with industry-standard PnR and signoff tools (e.g., Synopsys, Cadence).
Preferred Qualifications
- Broad understanding of physical design methodologies, integration, and implementation flows.
- Experience in physical verification (LVS, DRC) and signoff processes.
- Familiarity with physical design EDA toolchains and end-to-end workflows.
- Advanced expertise in STA, timing closure, and constraint management.
- Proficiency in scripting (Tcl, Python, or Perl) for automation and productivity improvements.
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Skills
Explore related jobs
More jobs at Cisco Systems, Inc.
- CHardware Engineer- PCB Design - CPU, USB, PCIe, High-Speed SerDes, Power & Signal Integrity- 7+ yearsBangalore, India
- CASIC Board Design Engineer — Cisco Silicon OneCaesarea, Israel
- CSenior Signal and Power Integrity Engineer | 7 to 11 Years | BangaloreBangalore, India
- CSoftware EngineerBangalore, India
- CSenior ASIC Board Design- Cisco Silicon OneCaesarea, Israel
- CSolutions Engineer - UzbekistanTashkent, Uzbekistan
Similar RTL-to-GDSII Physical Implementation jobs
- CEpic Cadence AnalystCtg · United States
- HApplication Analyst, CadenceHealth Choice Network · Remote, United States
- GApplication Analyst | CadenceGundersen Lutheran Admin Svcs · Wisconsin
- HPrincipal Trainer, CadenceHealth Choice Network · United States
- P
Epic Cadence AnalystProminence Advisors · United States - D
Salon Manager - CadenceDev · Henderson, Nevada
Jobs in Armenia
- MSupervisor-MaintenanceMarriott · Tsaghadzor, Armenia
- T
Client Protection & Recovery SpecialistThe Bank of Tampa · Armenia, Tampa - CSenior Circuit Design EngineerCisco Systems, Inc. · Armenia
- CASIC Layout EngineerCisco Systems, Inc. · Armenia
- B
Senior DevOps Engineerbuymie · Armenia - CASIC Engineer - Block Level Physical Design Engineer - Armenia - ETRCisco Systems, Inc. · Armenia
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.