CPU Design Architect / Principal Digital Design Engineer
AI Summary
Principal Digital Design Engineer designing cost-effective, high-performance, low-power CPU controllers for cellular modems, leading architecture and micro-architecture development, performance analysis, and design integration across multinational teams.
About this role
Job Description:
Design cost effective controller with high performance, low power and small area for cellular modem. This position will work with multi-nation teams in leading-edge process node and be involved in:
- Perform CPU development and design integration for MIPS CPU subsystem.
- Explore latest technologies and be responsible for conducting fundamental research on new directions in CPU architecture
- Contribute ideas for advanced CPU performance features - analyze workloads in details, identify performance bottlenecks and opportunities, bring a data driven approach to tradeoffs in CPU design, derive architecture and micro-architecture to design/model implantation team, and bring ideas to successful silicon
Minimum Qualifications:
- Master Degree in Electrical Engineering, Computer Science or Computer Engineering.
- At least 5 years of CPU related Architect/RTL/Verification/Implementation design experience
- Knowledge and practical experience with common RISC CPU architecture.
- Familiarity with chip digital design flow, including RTL integration, simulation, STA.
- Understanding of high performance techniques and trade-offs in a CPU microarchitecture
- Ability to problem solve and prove own ideas
Preferred Qualifications:
- PhD in Electrical Engineering, Computer Science or Computer Engineering is a PLUS
- 8+ years of CPU related Architect/RTL/Verification/Implementation design experience
- Strong CPU architecture knowledge and micro-architecture knowledge
- Familiarity with Symmetric Multi-processing (SMP) and Snoop-based multi-processor architecture.
- Familiarity with synthesis, power analysis and post silicon debugging
- Cross-site working experience is a PLUS.
- Common knowledge in modeling/DV/OS is a PLUS.
- Experience with Foundry, Post-Silicon, FPGA, DVT, SLT debug is a PLUS.
#LI-DNI
Skills
Explore related jobs
More jobs at Baidu USA
Similar CPU Architecture jobs
- Staff Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPUSamsung Semiconductor · San Jose, California
CPU Architect- HardwareHuawei R&D UK · Cambridge, United Kingdom- Principal Engineer, Architecture & Performance Research Engineer for Data Center and Agentic AI CPUSamsung Semiconductor · San Jose, California
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.