Posted 1 day ago
DFT Senior Engineer
AI Summary
Works across SoC design-for-test phases for Broadcom's ASIC division: DFT architecture, test insertion and verification, pattern generation, coverage improvement and post-silicon debug. Coordinates DFT-mode timing closure with physical design and STA teams.
About this role
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Product Division)'s designs - DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.
The candidate should have in-depth knowledge of DFT concepts and should be experienced in various aspects of DFT -ATPG, MBIST & IJTAG. The candidate should have worked on DFT insertion & verification, pattern generation, coverage improvement, vector simulation, post-silicon debug. Strong problem solving & debugging skills are a must. Expertise in scripting languages such as perl, shell, etc. is an added advantage.
Experience with either Mentor Graphics DFT tools (Tessent Shell) is highly desirable.
The candidate should have worked with team across multiple geographies. The candidate should be able to handle his/her work independently. The candidate should possess excellent communication skills.
Educational qualification & Experience Level : Bachelor's degree with 5+ years of relevant experience or Master's degree with 3+ years of relevant experience
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Skills
Explore related jobs
More jobs at Avago Technologies (Malaysia) Sdn. Bhd.
- ASupply Chain AnalystMalaysia-Penang B 1 & 2
- AHead of Global PayrollUSA-CA - Hilltop Bld. G
- APCIe Design EngineerIND-Bangalore Electronic City - S1
- AIC Design Engineer (DFT)China-Shanghai-Zhangjiang Hi Tech
- ABusiness Development Manager – Optical Sensor Technologies (IFPD)Germany-Regensburg
- AOSD Assembly & Test Support EngineerMalaysia-Penang B 1 & 2
Similar DFT jobs
Jobs in Pune
- VSr. Engineer Mechanical Engineering XIVertiv · Pune, India
- VTreasury Back office OfficerVanderlande Industries Inc · Pune I
- EZumba InstructorEXOS Human Capital, LLC · Pune, India
- NSenior System Software Engineer – Accelerated Microservices and LibrariesNVIDIA USA · India, Pune
- MAnalyst Network SecurityMedline Industries, LP · Pune
- COracle IT Analyst Lead ICopeland Motores de Mexico, S. de R.L. de C.V. · Pune, India
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.