IC Layout Engineer
AI Summary
IC Layout Engineer responsible for memory, I/O, and standard cell layout in the Library Group, including floor-planning, verification, and leading junior engineers.
About this role
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
The descriptions are for layout engineers for our Library Group. Library Group is a part of Central Engineering Group.
In Library Group, we focus on circuit design for memory, I/O (Input/Output), and Standard Cells.
Requirements:
- Strong layout knowledge with a minimum of 3 to 4 years of experience
- Skills include Cadence layout, Cadence schematic capture, using CALIBRE & Hercules verification tools.
- Strong layout knowledge in submicron process, e.g. 16nm, 7nm, 5nm, 3nm, 2nm, 1.4nm etc
- Experienced in digital (standard cell, memory, I/O) layout
- Experienced in analog layout is also a plus
Job Description:
- Responsible to understand and apply all necessary layout guidelines (standard cells, I/O memories), new process rules and other technical requirements for quality layout
- Schedule time-line & layout floor-planning
- Complete quality layout and verification within planned schedule (without supervision for experienced engineer)
- Get up to speed quickly for new methodologies, open to new ideas and communicate well with others in the library team
Skill Set (Mem):
- Strong experience in memory layout design and physical verifications includes LVS, DRC, ERC, Antenna, Electro Migration in CMOS process.
- Experienced in Cadence Layout tools VIRTUOSO (XL,VXL or EXL), and CALIBRE verification tools.
- Good experience in Floor-planning, hierarchy layout and chip integration.
- Knowledge of Script Programming and SKILL Programming would be a plus.
- Able to lead or train a team of junior engineers
- Good knowledge on memory layout topology.
- Experience in memory compiler will be a plus.
- Ability to lead on new technology reviews to compile documentation of layout methodology, layout flow and guidelines.
- Self-reliant, with ability to work independently as well as a team.
- Good leadership quality on project management.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Skills
Explore related jobs
More jobs at CA Inc.
Similar Analog Layout jobs
Jobs in Singapore
- Senior/Staff Engineer - Web3 - Onchain DataOKX · Hong Kong, Hong Kong SAR
- Senior Project Manager APAC (Data Centre)Nscale · Singapore
Principal Software Engineer, Engineering Effectiveness, Software Engineering Practicegovtech · Singapore
Partner Sales Manager Singapore (South East Asia)Braze · Singapore
Senior Software Engineer, Ministry of Financegovtech · Singapore- Shipping SpecialistGenScript/ProBio · Singapore
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.