I/O Design Engineer
AI Summary
Designs and verifies analog and mixed-signal I/O circuits for advanced CMOS nodes, including AI programs, running simulations and collaborating with layout and integration teams.
About this role
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Role Overview
Broadcom’s Central Engineering Group is seeking an I/O Design Engineer with experience in analog and mixed-signal IC design. The candidate will contribute to the design and verification of a broad range of IP and I/Os, including leading-edge AI programs on advanced nodes. Joining a world-class team of engineers with a highly collaborative culture, the role offers opportunities for growth and development.
Responsibilities
- Design of CMOS I/O, high-precision bandgap references, op-amps, comparators and power-on-reset circuits.
- Run simulations to validate AC/DC performance, signal integrity, jitter and power.
- Perform transistor reliability and EMIR analysis.
- Work closely with layout teams to oversee physical design and verification.
- Build Verilog, Synopsys Liberty and IBIS models.
- Create and maintain detailed technical documentation, including datasheets, application notes and integration guides.
- Support chip-level integration and silicon bring-up in test chips and customer products.
Technical Skills and Requirements
- MS or PhD in Electrical Engineering.
- 6+ years of I/O or analog circuit design experience.
- Deep proficiency in Cadence Virtuoso Schematic/Layout capture and SPICE/Spectre circuit simulation.
- Solid foundation in I/O protocols including GPIO, I2C, I3C, eMMC, RGMII and SPMI.
- Familiarity with ESD, EMI and Signal Integrity.
- Experience with advanced CMOS FinFET and GAA process nodes, including features, technology limitations and PPA tradeoffs.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Skills
Explore related jobs
More jobs at CA Inc.
Similar Cadence Virtuoso jobs
Jobs in Singapore
- Senior/Staff Engineer - Web3 - Onchain DataOKX · Hong Kong, Hong Kong SAR
- Senior Project Manager APAC (Data Centre)Nscale · Singapore
Principal Software Engineer, Engineering Effectiveness, Software Engineering Practicegovtech · Singapore
Partner Sales Manager Singapore (South East Asia)Braze · Singapore
Senior Software Engineer, Ministry of Financegovtech · Singapore- Shipping SpecialistGenScript/ProBio · Singapore
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.