Posted 1 day ago
Lead PDN/EMIR Engineer
BangaloreOn-siteFull-time
AI Summary
Leads full-chip and subsystem-level PDN signoff for complex SoCs, driving power integrity closure across functional, DFT, and stress modes while mentoring engineers and establishing signoff frameworks.
About this role
Required Qualifications
- B.Tech/M.Tech in Electronics, Electrical Engineering, VLSI, or related field.
- 8+ years of experience in Physical Design, Power Integrity, or Signoff.
Key Responsibilities
Technical Skills:
- Own full-chip and subsystem-level PDN signoff for complex SoCs.
- Define PDN signoff criteria across project milestones.
- Drive power integrity closure for functional, DFT, LBIST, capture, and stress modes.
- Lead package-aware IR/EM analysis and chip-package co-optimization.
- Define and review power grid architecture, bump planning, power switch strategy, and decap methodology.
- Drive Vmin, peak EM, dynamic IR, and thermal-aware analysis.
Methodology & Innovation
- Develop next-generation PDN signoff methodologies.
- Automate PDN flows using TCL/Python/Shell.
- Improve runtime, capacity, dashboarding, and regression infrastructure.
- Collaborate with EDA vendors (Ansys/Cadence/Synopsys) for feature enhancements and tool debug.
- Establish best practices and reusable signoff frameworks across projects.
Cross-Functional Collaboration
- Work closely with Physical Design teams to drive PDN-aware floorplanning, placement, routing, and ECO solutions.
- Partner with DFT teams to optimize pattern power and capture-mode reliability.
- Collaborate with Package and Thermal teams on package RLC optimization and thermal correlation.
- Support silicon bring-up, debug, and correlation of pre-silicon versus post-silicon measurements.
Project Execution
- Provide technical risk assessment and mitigation plans.
- Drive closure of critical PDN hotspots with minimal PPA impact.
- Present signoff status to management and project stakeholders.
- Ensure on-time delivery for tapeout milestones.
- Lead reviews for high-risk blocks and top-level integrations.
People Leadership
- Mentor engineers and PDN owners across multiple projects.
- Define training content and technical roadmaps for the team.
- Lead technical reviews and establish signoff governance.
- Influence organizational PDN strategy and future technology direction.
#LI-DNI
Skills
AnsysCadenceDFTEDA ToolsEM AnalysisIR AnalysisPDN SignoffPower IntegrityPythonShell ScriptingSoC DesignSynopsysTCLThermal AnalysisVLSI
Explore related jobs
More jobs at NXP USA Inc.
- Lead STA EngineerBangalore
- Director of SoC Implementation / Physical DesignAustin (Oakhill, Office)
- Direct Labor RecruitorBangkok
- Administrative AssistantOsijek
- Stage Ingénieur : Automatisation de la validation PMIC pour la sécurité automobile (F/H)Toulouse
- Master Thesis Internship – Intelligent Thread across Semiconductor Product LifecycleEindhoven
Similar Ansys jobs
Jobs in Bangalore
[India]Senior System-on-Chip Design EngineerEdgeCortix · Bangalore, India- Associate - TreasuryStoneX Group · Bangalore, India
- Lead Software Engineer, BackendGrab · Bangalore, India
Senior MDM Product Data AnalystEverpure · Bangalore, India- Senior Project ManagerZscaler · Bangalore, IND
- Competence Manager- PeopleH&M Group · Bangalore, India
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.