Jobless Developer
FiniteHR Consulting logo

Posted 3 months ago

Open

Physical Design Engineer

BengaluruOn-siteFull-time

AI Summary

Physical Design Engineer responsible for full-chip or block-level physical design, synthesis through PnR, and signoff/verification for SoC/sub-chip projects in 28nm/14nm technologies.

About this role

Physical Design Engineer

client of FiniteHR


You will be part of a Physical Design team for projects with GHz freq range and cutting edge technologies.

You will be responsible for Physical Design at Full Chip or block level in technologies of 28nm/14nm.

You will be responsible for Synthesis to PnR and Physical Verification closure of SoC/sub-chips.

Desired Skills and Experience:

· B. Tech. / M. Tech. with 5-8 years of experience in Physical Design

· Handled Netlist to GDS II at block level for multiple tape outs

· Hands-on experience on technology nodes like 28nm, 20nm, 14nm, 10nm

· Good knowledge of EDA tools from Synopsys, Cadence and Mentor, particularly experience with ICC, PTSI, Encounter, Nanoroute, Calibre, StarRC

· Hands-on experience in floorplanning, placement optimizations, CTS and routing

· Hands-on experience in block/top level signoff STA, physical verification(DRC/LVS/ERC/antenna) checks and other reliability checks(IR/EM/Xtalk)

· Exposure in physical implementation of timing/functional ECO’s

· Good knowledge of VLSI process and device characteristics

· TCL, perl scripting


Qualifications

· B. Tech. / M. Tech. with 5-8 years of experience in Physical Design



Additional Information

All your information will be kept confidential according to EEO guidelines.

Skills

Cadence CalibreCadence NanorouteCadence StarRCMentorPerlSynopsys EncounterSynopsys ICCSynopsys PTSITCLVLSI

Explore related jobs

Browse these categories

Market data for this role

All reports →