Posted 3 months ago
Principal Emulation and Validation Engineer
AI Summary
Principal-level engineer responsible for synthesizing and verifying SoC designs on hardware emulation platforms, developing system-level tests, creating reusable verification components, and debugging pre/post-silicon issues for networking switch chips.
About this role
Principal Emulation and Validation Engineer
Your responsibilities include:
o Synthesize complex system on chip designs and map into various hardware emulator platforms like Cadence Palladium or Mentor Veloce.
o Develop system level tests using tcl, itcl, python, C/C++ languages to verify networking switch chips and systems.
o Create reusable design blocks, libraries and verification components for emulation.
o Improve and define new verification / emulation methodologies.
o Debug and resolve Pre / Post Silicon failures.
o Create and maintain emulation environment for worldwide user community.
o Write Complex Device Driver using C/C++ to implement feature on a flexible architecture and support and promote with wide range customer adoption.
Qualifications
Job Requirements:
o Total engineering minimum experience required is typically a BS degree and 12+ years of experience, an MS degree and 9+ years of experience or a PhD and 6 years of experience or equivalent.
o BS (EE/Electrical Engineering or CS/Computer Science) required, MS (EE or CS) preferred or equivalent.
o Hands-on experience with Leadership qualities on driving ASIC / SoC verification flows and methodologies.
o Must have hands-on experience with network protocol validation, RFC, IEEE, etc.
o Good Knowledge in languages relevant to the ASIC verification process including Verilog, System Verilog, Tcl, iTcl, Perl, Python, Ruby, C/C++ and Unix Scripting.
o Strong expertise in writing system level tests and driver using C/C++, Tcl, iTcl, Perl and Python.
o Excellent structured programming skills, data structures, algorithms, SCM for large complex SW projects. Automation experience is a plus.
o Strong Pre/Post Silicon debugging, analytical and independent problem solving ability.
o Good knowledge in using industry standard debugging tools for both HW & SW.
o Must be a team player with good verbal and written communication skills.
o Must be self-driven engineer with good project management and organizational skills to deliver high quality output in a timely manner.
Additional Information
All your information will be kept confidential according to EEO guidelines.
Skills
Explore related jobs
More jobs at WinMax Systems Corporation
Similar Cadence Palladium jobs
Jobs in San Jose
Senior Analyst, Digital Media (Programmatic)Kepler Group · San José, Costa Rica- Junior Financial Analyst - TemporalNTT DATA, Europe & LATAM, Branch in USA, Inc. · San José, Costa Rica
- ElectricistaALTERNANCE · San José
- Data Analyst / Business Intelligence CoordinatorNTT DATA, Europe & LATAM, Branch in USA, Inc. · San José, Costa Rica
- Solution Architect – Data Integration (Part-Time Contract)Applaudo Studios · San José, San José Province
- [VDI] Full-Stack Engineer (Kotlin, TypeScript, React) — 3-Month EngagementSoftware Mind · San José, San José Province
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.