Open since Sep 2026
Senior Digital Verification Engineer
AI Summary
Leads functional verification of complex SoC/IP designs from specification through tapeout, owning testbench architecture, coverage closure, and debug on a newly formed verification team.
About this role
Efficient is developing the world’s most energy-efficient general-purpose computer processor. Efficient’s patented technology uses 100x less energy than state of the art commercially available ultra-low-power processors and is programmable using standard high-level programming languages and AI/ML frameworks. This level of efficiency makes perpetual, pervasive intelligence possible: run AI/ML continuously on a AA battery for 5-10 years. Our platform’s unprecedented level of efficiency enables IoT devices to intelligently capture and curate first-party data to drive the next major computing revolution
We are looking for an experienced Design Verification Engineer to drive the functional verification of complex SoC/IP designs from specification through tapeout on a newly formed verification team. This is a great opportunity to have an influence on our products and processes as we move from the initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!
Required Qualifications & Experience
- Education: Bachelor's or Master's/PhD degree in Electrical Engineering, Computer Engineering, or a related field.
- Experience: 10+ years of progressive experience in ASIC/SoC design verification with multiple full cycles of ownership from testbench architecture through tapeout.
- UVM and SystemVerilog: Expertise in UVM-based testbench architecture and constrained-random verification methodology
- C/C++ experience for modelling or verification.
- Coverage Closure: Demonstrated track record of driving functional and code coverage to tapeout sign-off on complex, multi-million-gate SoC/ASIC designs.
- Debug Skills: Proven ability to debug complex simulation failures.
- Scripting & Automation: Proficiency in Python for test automation, log analysis, coverage post-processing, and regression flow development.
- Communication: Ability to clearly communicate verification risk, status and tradeoffs to technical peers and program leadership.
Ways to stand out :
- Experience in Formal verification (JasperGold or similar).
- Experience building or using AI Agentic flows for DV.
- Software/Firmware based testing experience and working with software teams pre-silicon
- Post-silicon experience
- SoC Architecture: Understanding and experience in some of the following areas : processors (ARM, RISC-V), interconnects (AMBA AXI/ACE/CHI), memory controllers, DMA engines, interrupt controllers, and standard peripherals.
- Power aware verification and UPF
We offer a competitive salary for this role, generally ranging from $160,000 to $210,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.
Why Join Efficient?
Efficient offers acompetitive compensation and benefits package, including401K match, company-paid benefits, equity program, paid parental leave, and flexibility. We are committed to personal and professional development and strive to grow together as people and as a company.
Skills
Explore related jobs
More jobs at Efficient Computer
- ETechnical Content WriterSan Fransisco, Bay Area OR Pittsburgh
- EDigital Verification EngineerSan Francisco, Bay Area OR Pittsburgh
- ESupply Chain ManagerSan Fransisco, Bay Area OR Pittsburgh
- ESenior Digital Verification Engineer - ContractSan Francisco, Bay Area OR Pittsburgh
- ESenior RTL Design EngineerSan Francisco, Bay Area OR Pittsburgh
Similar Coverage Closure jobs
- A
Senior FPGA IP Design EngineerAltera Semiconductor Technology Canada ULC · Bengaluru, Karnataka - EArchitecture - I/O ArchitectEliyan · Bay Area
- N
Custom SOC ASIC Engineer - New College Grad 2027NVIDIA USA · China, Shanghai - ASenior Design Verification Engineer (eInfochips Inc)ARROW (CHINA) ELECTRONICS TRADING CO., LTD. SHENZHEN BRANCH · US-MN-Minnesota (Remote Employees)
- OPrincipal Verification Engineeronsemi · Bangalore, Karnataka
- OStaff ASIC Verification Engineeronsemi · Bangalore, Karnataka
Jobs in San Jose
- R
Product ManagerRivet Industries · San Jose, California - W
Kinaxis Solution Architect - Supply Chain PlanningWestern Digital · San Jose, CA - CPrincipal Semiconductor Packaging Technologist – Customer SolutionsCanadacareers Amd · San Jose, California
- N
Working Partnerships USA - Organizing DirectorNRG Consulting Group · San Jose, California - E
Chip Simulation Software InternEtched · San Jose - ACleanroom TechnicianA1J Technologies · San Jose, California
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.