Posted 3 months ago
Senior Hardware / Software Design Engineer III with TS/SCI + Poly
AI Summary
Design, develop, and test FPGA hardware and software components for RF communication and collection subsystems, integrating DSP algorithms with Linux code bases.
About this role
Our Mission Statement
At Aperio Global, we bring together experts in cybersecurity, AI, data analytics, and cloud technologies to solve complex national security challenges. We focus on work where our expertise creates the greatest impact.
Our team includes technologists, Intelligence Community veterans, and security professionals who believe the best solutions come from collaboration, accountability, and technical excellence. From cyber operations and AI platforms to cloud-native software and emerging technologies, our work speaks for itself.
Come Solve With Us
We offer competitive pay, comprehensive benefits, retirement savings with company match, generous paid time off, and professional development. We invest in our people because great missions require great teams.
Aperio Global seeking an experienced senior HW/SW Design Engineer to join a small team to design, develop, construct, and test electronic hardware (FPGA) and software processing components for subsystems supporting RF communication and collection systems. This position requires expertise in FPGA development, digital signal processing implementation, and software-hardware integration to support mission critical requirements. The contractor will lead technical design efforts, implement DSP algorithms and associated technical components in FPGA hardware, integrate with existing Linux code bases, bridge FPGA to software stack connection, plus document those efforts. This role combines hardware design responsibilities (FPGA RTL development, timing closure, resource optimization) with software development (integration code, system-level software) to deliver complete subsystem solutions.
Mission Focus:
You will implement DSP and associated technical components in FPGA for code base integration.
Technical Proficiency: Strong experience required for FPGA coding, Digital Signal Processing theory & application, Interfacing FPGA code with existing code bases and software; Knowledge of signal processing blocks and related DSP components, Linux OS, coding ability in C and C++
Qualifications: Bachelor's degree plus 8-years of relevant experience or equivalent.
Security Clearance: Active TS/SCI with Polygraph required.
Nice to Have:
Additional experience with Vivado required; experience with Epiq Solution PDK preferred
Salary Range: Dependent on Level and Experience: 130k-230k
The salary range for this role represents Aperio’s good-faith estimate of compensation at the time of posting. Placement within the range is based on multiple factors, including but not limited to an individual’s qualifications, relevant experience, education, certifications, technical skills, contract labor categories and/or rates, work location, market conditions, and business needs.
Benefits
At Aperio Global, we understand the value of investing in our most important asset—our employees. That's why we have crafted a comprehensive benefits package designed to help you make the best decision for yourself, your family and your lifestyle. For additional details, contact our talent acquisition team.
- Health Care Plan (Medical, Dental & Vision)
- Retirement Plan (401k, IRA) with 100% employer match up to 6%
- Life Insurance (Basic, Voluntary & AD&D)
- Paid Time Off (Vacation, Sick & Public Holidays)
- Short Term & Long Term Disability
- Professional Development
- (and much more)
Aperio Global is an equal opportunity employer. We are committed to building an inclusive workforce where all employees and applicants are treated with respect and fairness. Employment decisions are based solely on qualifications, merit, and business needs — never on race, color, religion, sex, national origin, age, disability, genetic information, military or veteran status, pregnancy/childbirth, sexual orientation, gender identity, marital status, ethnicity, or any other characteristic protected by applicable federal, state, or local law.
Skills
Explore related jobs
More jobs at Aperio Global
- AOSINT AnalystWashington DC
- ADigital Network Exploitation Analyst 1Fort Meade Maryland
- ADigital Network Exploitation Analysts (DNEAs) TS SCI + PolygraphFort Meade Maryland
- ATarget Digital Network Analyst (TDNA) with TS SCI + PolyFort Meade Maryland
- ASenior Software Engineer TS SCI w/ POLYFort Meade, MD
- ASecurity Data Analytics Engineer TS/SCIFort Meade, MD
Similar FPGA jobs
Jobs in Fort Meade
- DCustomer Service Rep(5220)Domino's · Fort Meade, FL
- DDelivery Driver (05220) Ft. Meade, FLDomino's · Fort Meade, FL
- QLead - DISANet Systems Monitoring Center Administrator (DSMC)Quantum Sky · Fort Meade, MD
- QLead - DISANet Systems Monitoring Center Administrator (DSMC)Quantum Sky · Fort Meade, MD
- T
Mission Deployment LeadTwenty · Fort Meade, Maryland - A
SME AI/ML EngineerAgile Defense · Fort Meade, Maryland
Browse these categories
Market data for software engineer roles
All reports →- Role reportSoftware engineer jobs, Sep 2026: new listings down 9.7%New software engineer listings fell 9.7% to 1,506 this week, the first weekly drop in a month. Prioritize applications while 1,506 fresh roles remain open.
- Salary reportSoftware engineer salary 2026: median midpoint is $190,587The median published range midpoint for US software engineer roles is $190,587, with the middle half from $166,000 to $222,000.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.