Senior Memory Design Engineer
AI Summary
Senior Memory Design Engineer at CA Inc. in Bangalore. Leads design and development of SRAM and register file compilers in advanced nodes (28nm to 5FF), including circuit design, simulation, yield sign-off, and silicon debug.
About this role
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
JD for Senior Design Engineer
1) Contribute/Lead towards Design and Development of Single/Multiport SRAM, Register file compilers in 28nm/16FF/7FF/5FF Technologies
2) Circuit design/simulation of key components such as bitcell, WL decoder, SAMP, Column decoder and control logic.
3) Development of critical path and characterization flow to perform detailed margin and characterization simulations.
4) Statistical Analysis of Bit-Cell and Sense Amplifier and Self Time Blocks for Compiler Target yield Sign-Off
5) Design Tuning, Margin Analysis and Sign-Off for Complete Compiler to meet Yield and Performance targets.
6) Logic simulations and detailed timing analysis of key paths in high speed memory design.
7) Signal-Integrity (EM) and Power-Integrity (IR drop) analysis and design.
Skill Sets/Prerequisites
1) Expertise of high speed/low power CMOS circuit design, clocking scheme, Static and dynamic logic circuits
2) Experience in Designing and driving one or many Memory Compilers Specifications to final release
3) Deep expertise in Understanding and Developing Split rail, Power gating Architecture and circuit design
4) Hands on Experience on Silicon Debug/Diagnose the failures. Deep expertise on Silicon Failures, Analysis and fixing.
5 Complete hands on experience in using Cadence/Mentor schematic/layout editor tools
6) Complete hands on experience with Circuit simulation, MC analysis and waveform viewer tools such as HSPICE, HSIM, XA, FinSim, XARA, nWave, waveform viewer etc
7) Experience in Skill/Perl/Python Scripting is a strong plus
8) Experience in Understanding the layout design issues in sub nanometer regime is a must.
9. Expertise in Understanding Memory DFT is a Plus.
10. Masters Degree with 4+ Years or Bachelors Degree with 5+ years
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Skills
Explore related jobs
More jobs at CA Inc.
Jobs in Bangalore
- EV&V Engineer - Avionics - BSP & RTOSExpleo Jobs In En · Bangalore, KA
- IHR Shared Services Specialist (Temp)Internationalwaters · Bangalore, India
- ISoftware Development Lead Engineer - Waters ConnectInternationalwaters · Bangalore, India
- IInfoSec Lead Engineer - GRC, AIInternationalwaters · Bangalore, India
- Executive AssistantRefinitiv India Shared Services Private Limited · IND-Bangalore-A, RMZ Infinity
- SAP Functional ConsultantConcentrix Services Mexico, S.A. de C.V. · IND Bangalore - 55, Divyasree Towers
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.