Posted 23 days ago
Senior Standard Cell Design Engineer
AI Summary
Designs and develops radiation-hardened standard cell libraries for defense microelectronics, characterizing cells and building simulation tools to predict reliability under extreme conditions.
About this role
Who We Are (video)
At JRC, we tackle some of the toughest challenges faced by the Department of Defense (DoD) and other government agencies. Our expertise in engineering innovation and semiconductor technologies allows us to deliver mission-critical microelectronics solutions, aerospace systems engineering, and cutting-edge research and development. By joining JRC, youâll be part of a team that supports strategic deterrence and defense missions, playing a crucial role in ensuring the safety and security of the United States and its allies.
Join JRCâs cuttingâedge Semiconductor Technology team as a Senior Standard Cell Design Engineer and lead the development of nextâgeneration radiationâhardened microelectronics. In this highâimpact role, youâll drive the technical execution of our LEAP Standard Cell Library, shape proprietary simulation tools for radiationâinduced reliability prediction, and collaborate closely with foundry partners on advanced-node designs.
Youâll architect and validate new standard cells across multiple technologies, optimize PPA under extreme conditions, support MPW testâchip runs, and advance key automation and modeling capabilities. This role is ideal for an engineer who thrives at the intersection of device physics, circuit design, and reliability modeling.
Weâre looking for someone with deep semiconductor design expertise, handsâon experience in standard cell and library development, strong simulation and characterization skills, and eligibility for a U.S. security clearance. Experience with advanced nodes, RHBD techniques, memory design, and characterization tools is a strong plus.
If youâre excited about building resilient microelectronics that power missionâcritical systems, weâd love to meet you.
đźWhat You'll Do
- Execute the design and development of Radiation Hardened LEAP Standard Cell Libraries across multiple advanced foundry technology nodes.
- Generate and validate new standard cells and IP, including combinatorial logic, sequential logic, and power management cells.
- Leverage in-house software and industry-standard SPICE tools to calculate radiation-induced error rates to ensure circuit resilience.
- Execute advanced library characterizations to optimize Power, Performance, and Area (PPA) in harsh environments.
- Collaborate directly with external foundry partners on Multi-Product Wafer (MPW) runs and provide technical design support to customers.
- Contribute to the development of proprietary simulation software and automation scripts to improve reliability prediction.
đ§ What You Bring
- Masterâs degree with 2+ years of direct industry experience, OR a Bachelorâs degree with 4+ years of experience.
- Must be eligible to obtain a U.S. security clearance due to the nature of defense-related projects.
- Deep knowledge of semiconductor design methodologies and principles.
- Hands-on experience with standard cell design, circuit design, and layout, and associated design tools (e.g. Virtuoso, Spectre, HSPICE)
- Demonstrated experience being involved in test-chip designs and MPW execution.
- Proficiency in design flows including DRC/LVS, timing analysis, and power integrity.
- Extensive experience with simulation tools, specifically for library characterization.
âBonus Points
- Masterâs degree with 5+ years of experience, or Bachelorâs with 7+ years in industry.
- Handsâon design experience with GAA nodes (e.g., Intel 18A), including device architecture and designârule familiarity.
- Proven background in SRAM/NVM bitcell design and/or memory compiler development.
- Practical experience with Liberate, PrimeLib, and SiSmart for characterization and modeling.
- Expertise in RHBD for SEE/SEU mitigation, plus proficiency in C++ and scripting (Python/TCL) across advanced nodes (FinFET, GAA, SOI).
At JRC we offer...
- A competitive compensation package
- An exceptional employee benefits program, providing support for our team members' well-being and success
- The chance to contribute to a high-profile Department of Defense programs and make a positive impact
- A collaborative work environment where teamwork, creativity, and innovation thrive
- Opportunities for professional growth and development, helping you advance your career
Skills
Explore related jobs
More jobs at JRC
- J
.jpg?1761761010)
Project Officer, Strategic Weapons Systems (Second Shift)Groton, Connecticut - JTest Manager, Strategic Weapons Systems (Second Shift)Groton, Connecticut
- JTest Manager, Strategic Weapons Systems (SWS)Groton, Connecticut
- JTest Engineer - Flight TestingDistrict of Columbia, United States
- JOperational / Technical Documentation SpecialistDahlgren, Virginia
- JOperational/Program Specialist (SWS/SSBN)Dahlgren, VA
Similar Standard Cell Design jobs
Jobs in St. Paul
- PMaintenance TechnicianPresbyterian Homes & Services ¡ St. Paul, MN
- UStudent Food Service Worker - T's and Scooter'sUniversity of St Thomas ¡ St. Paul, MN
- UDiversity Activities Board Intern â Retention and Student SuccessUniversity of St Thomas ¡ St. Paul, MN
- SCapitol Park Hiring EventSan Jose Behavioral Health ¡ St. Paul, MN
- MMSUAASF Range C - Academic AdvisorMinnesota State University, Moorhead ¡ St. Paul
- MState Prog Admin Coordinator - Finance Revenue CoordinatorMinnesota State University, Moorhead ¡ St. Paul
Browse these categories
Market data for this role
All reports â- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.