Posted 4 days ago
STA methodology engineer
AI Summary
Benchmarks logic libraries across advanced technology nodes (40nm–5nm) using synthesis and PNR flows, and collaborates with timing methodology and signoff teams to develop and refine STA methodologies.
About this role
Job Title: STA Methodology Engineer
Team: CTO-DE-FDIP-Logic Libraries
Location: Bengaluru
Experience Level: 10–12 Years
Employment Type: Full-Time
Role Overview:
We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. In this role, you will be responsible for benchmarking various logic libraries across multiple technology nodes (40nm, 14nm, 10nm, 7nm, 5nm) using synthesis and PNR-based flows on real-world chips and blocks. You will collaborate closely with Timing Methodology and Signoff teams to ensure robust and efficient STA methodologies.
Key Responsibilities:
- Benchmark logic libraries across advanced technology nodes using synthesis and PNR flows.
- Collaborate with cross-functional teams to validate and refine timing constraints.
- Develop and maintain benchmarking frameworks for constraint validation and STA methodology evaluation.
- Perform comprehensive STA including timing analysis, DRCs, annotation issues, multivoltage flow enablement, noise and crosstalk analysis using Logic Libraries Integration flow checks.
- Contribute to the development and automation of STA flows and methodologies.
Required Qualifications:
- Bachelor’s or Master’s degree in Electrical or Electronics Engineering.
- 10–12 years of hands-on experience in STA, with proven tape-out experience as a block owner or lead.
- Deep understanding of STA concepts, timing constraints, and closure methodologies at both block and SoC levels.
- Proficient in handling timing-related issues such as DRCs, annotation, multivoltage flows, noise, and crosstalk.
- Strong collaboration skills and ability to work across teams to drive methodology improvements.
Preferred Skills:
- Proficiency in Python scripting.
- Overview/understanding of AI/GenAI would be added advantage.
- Experience in developing or enhancing STA flow automation.
- Familiarity with industry-standard EDA tools and flows.
Soft Skills:
- Self-motivated with a proactive approach to problem-solving.
- Strong communication and interpersonal skills.
- Ability to work independently and as part of a global team.
Skills
Explore related jobs
More jobs at NXP USA Inc.
Similar AI/GenAI jobs
Jobs in Bangalore
- Staff Software Development EngineerZscaler · Bangalore, IND
- CPrincipal Signal & Power Integrity EngineerCareersintl Maxlinear · KA-Bangalore
- CPrincipal Systems Engineer (Power)Careersintl Maxlinear · KA-Bangalore
- CSenior Staff Analog IC Design Engineer (Power)Careersintl Maxlinear · KA-Bangalore
- CSenior Digital Design EngineerCareersintl Maxlinear · KA-Bangalore
- CCommunications Systems Engineering ManagerCareersintl Maxlinear · KA-Bangalore
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.