Posted 3 months ago
Staff DFT Engineer
AI Summary
Staff-level DFT Engineer to define and implement end-to-end DFT architecture for next-gen AI accelerators, drive constraints, ATPG, and hierarchical DFT flows in a startup environment.
About this role
EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.
-
End-to-End DFT Strategy: Define and implement the complete DFT architecture as independent as possible, including Scan, MBIST, BSCAN, and Boundary Scan.
-
Constraint Management: Take charge of DFT constraint development and management, ensuring seamless integration with synthesis and STA (Static Timing Analysis) teams.
-
ATPG & Simulation: Generate high-coverage test patterns (Stuck-at, At-speed, Transition, Path Delay) and lead the verification of these patterns through timing-annotated simulations.
-
AI-Specific Optimization: Implement advanced DFT techniques tailored for Edge AI architectures, such as high-bandwidth memory testing and low-power test modes.
-
Hierarchical DFT: Design and execute hierarchical DFT flows to manage complexity in large-scale AI SOCs.
-
Silicon Bring-up: Partner with the ATE (Automated Test Equipment) teams to debug patterns on silicon and drive yield improvement initiatives.
-
The Experience: 9–10 years of hands-on experience in DFT, preferably with at least one full tape-out cycle in a lead or staff capacity.
-
The Toolkit: Expert-level proficiency with industry-standard tools (e.g., Siemens Tessent, Synopsys DFTMAX/TetraMAX, or Cadence Genus/Modus).
-
Technical Depth: Deep understanding of DFT-centric STA, power-aware DFT, and high-speed IO testing.
-
Startup Mindset: You are comfortable wearing multiple hats. You don't wait for a manual; you build the manual.
-
Edge AI Interest: A genuine interest in how AI hardware differs from general-purpose CPUs/GPUs.
-
High Impact: In a startup, your decisions aren't buried in layers of bureaucracy; they are visible in the final silicon.
-
Growth: You’ll be working alongside veterans from top-tier chipmakers, solving problems that haven't been solved yet.
-
Ownership: We value "intrapreneurs"—engineers who treat the product like it’s their own.
|
Category
|
Requirement
|
|
Logic Test
|
Scan Compression, ATPG (Stuck-at, Transition), EDT
|
|
Memory Test
|
MBIST (Programmable/Hardened), Repair Algorithms
|
|
System Level
|
JTAG, IEEE 1149.1/6, IEEE 1500 (Wrappers)
|
|
Timing
|
DFT Constraints, SDC management, Post-layout STA
|
|
Scripting
|
Expert in Tcl, Python, or Perl for flow automation
|
Skills
Explore related jobs
More jobs at EnCharge AI
Similar ATPG jobs
Jobs in Bangalore
- Senior Technical Product Manager (Fixed Term Contract)Blueoptima · Bangalore, India
- RProgram ManagerReferrals Only · Bangalore
- Quality Review SpecialistPrecision for Medicine · Bangalore, Karnataka
Quality Review SpecialistPrecision Medicine Group · Bangalore, Karnataka
Senior Product ManagerTekion (Ashby) · Bangalore HQ
Principal Product ManagerUiPath · Bangalore - Engineering