Staff DV Engineer
AI Summary
Staff Digital Design Verification Engineer designing and verifying custom ASICs for satellite and wireless telephony, leading block-level verification and coverage closure.
About this role
Requirements
HDL & Verification Methodology
· Strong proficiency in Verilog and SystemVerilog
· Experience writing tests within an existing UVM verification environment
· Solid understanding of UVM architecture and methodology
Programming & Scripting
· Ability to write C/C++ code for verification purposes
· Some scripting experience in Perl or Python
Verification Planning & Execution
· Ability to contribute to and help write test plans
· Experience writing and maintaining verification tests
· Ability to debug RTL simulations independently
Leadership
· Experience leading design verification efforts at the block level
· Experience driving code coverage closure on assigned blocks
What you bring to this role:
6+ years of design verification experience in the semiconductor industry
Skills
Explore related jobs
More jobs at E-Space
Technical Intern: Equipment Commissioning Support (Korean/English)Arlington, TX
SIM Management, 5G Core EngineerSanta Clara, CA
E-Space 2027 Summer Internship, Arlington TXArlington, TX
Sr. RF Front-End Engineer — Phased Array Antenna & RF Front-End ElectronicsSaratoga, CA
Project Manager, Government ContractsSanta Clara, CA
OSS Telemetry Observability EngineerSaratoga, CA
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.