Posted 6 days ago
Template Job
AI Summary
An Integrated Circuit Designer - Layout at Astera Labs designs and develops layouts for advanced-node CMOS products, including floor planning, building-block layouts, and integration of circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs, while minimizing parasitics, skew, and EMIR.
About this role
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.
The company seeks a highly motivated and team-oriented individual to work with both layout and design engineers across multiple time zones
As an Integrated Circuit Designer - Layout, you will be part of a key team designing and developing sophisticated advanced node CMOS products.
Key Job Duties:
- The design and development of the layout for integrated circuits according to electronics engineering principles, using software to create design schematics and diagrams. This will include [floor planning, creating layouts of building blocks and integrating layouts for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs in advanced CMOS nodes. Your focus will include minimizing parasitic and skew, matching, EMIR, and antenna rules on top of DRC and LVS]
- The management of manufacturing process of the products, including technology yield and performance of the products.
- The development of test programmes and procedures to ensure the products meet their performance specifications.
- The provision of advice on aspects of semiconductor process technology and maintain and repair semiconductor process equipment.
Basic Qualifications:
- At least a bachelor’s degree in electrical engineering
Required Experience:
- 10+ years of experience in the development of layouts for highspeed analog IC designs in fin FET technology.
- Experience with layout extraction tools and to analyzing layout parasitic to achieve high quality layout for highspeed circuits.
- EMIR and antenna DRC rules aware layout practices.
- Experience writing SKILL and TCL scripts is highly recommended
Pay and Benefits
- Competitive salary.
- 13th month salary.
- Performance bonus each year.
- Long Term Incentive (LTI)
- Health check each year.
- Insurance for engineer and family.
- Lunch Allowance.
- Company trips.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Skills
Explore related jobs
More jobs at Astera Labs
- Senior Packaging Integration LeadSan Jose, California
- Silicon Digital IP / Subsystem ArchitectBengaluru, Karnataka
- Principal Product Applications EngineerShanghai Shi, China
- Design Verification Tech Lead- SerDes/PHY IPSan Jose, California
- DFT EngineerBengaluru, Karnataka
- Tech Lead PCB Layout EngineerShanghai Shi, China
Similar ADC Layout jobs
Jobs in San Jose
- AOffice Coordinator and Administrative Assistant - Housing Trust Silicon ValleyAnothersource · San Jose, CA
- AExecutive Director of Development -San Jose State UniversityAnothersource · San Jose, CA
- ETerritory Sales Representative - San Jose, CAEastpennmanufacturing · San Jose, CA
- STechnical Product Manager: Power Tool SolutionsSnapon · San Jose, CA
- CMedical Assistant - San Jose PRNConcentrainc · San Jose, CA
- HHousekeeper/Laundry Worker (On Call)Hcsgcorp · SAN JOSE, CA
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.