Lead MTS Physical Design
AI Summary
Lead Physical Design Engineer at Rambus, responsible for end-to-end physical implementation of chip and IP blocks, including floorplanning, place-and-route, clock tree synthesis, timing closure, and physical verification using Cadence Innovus.
About this role
Overview
Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Lead Physical Design Engineer to join our Silicon IP team in Bangalore. In this role, you will be working with some of the brightest inventors and engineers in the world developing products that make data faster and safer.
Responsibilities
- Own end-to-end physical implementation for major IP blocks and/or full-chip designs.
- Develop and optimize floorplans (macro placement, IO ring planning, power grid design, congestion/area/timing analysis)
- Execute place-and-route, clock tree synthesis, and timing closure using industry-standard tools (Cadence Innovus).
- Perform detailed static timing analysis (STA) and drive sign-off across PVT corners and operating modes.
- Identify and resolve physical verification issues (DRC/LVS/ERC) in close partnership with process/CAD/foundry teams, ensuring robust manufacturability.
- Automate design flows (e.g., hierarchical PNR, IO ring automation, PG) to improve efficiency and quality; contribute to continuous flow enhancements.
- Collaborate with RTL, DFT, verification, package, and library teams to meet performance, power, and area (PPA) targets and project milestones.
- Mentor and coach junior engineers, sharing best practices in physical design and advancing team capability.
- Document methodologies and contribute to best practices, supporting a culture of learning and continuous improvement.
- Demonstrate Rambus values by being agile in adapting to changing business needs, leading by example, and striving for best-in-class results
Qualifications
- Must have minimum Bachelors degree in EE/ECE (degree’s related to electronics) from a reputed institute.
- Must have at least 10 years of experience, out of which at least 8 years should be related to physical design at chip level / block level.
- Must have detailed knowledge of EDA tools and flows, Cadence related foundation flows and RTL2GDS flow is desired
- Experience in Tcl/Tk, PERL is a Plus
Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits.Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/ .
Skills
Explore related jobs
More jobs at Rambus
- RVP Global OperationsSan Jose, CA
- RPrincipal Field Applications EngineerSan Jose, US
- RMTS Verification EngineeringAix-en-Provence, FR
- RLead MTS Verification EngineeringBangalore, KA
- RPrincipal PCIe CXL RTL Design EngineerAix-en-Provence, FR
- RLead MTS Applications Engineering (EE, CE, CS New Grads Welcome)San Jose, CA
Similar Cadence Innovus jobs
Jobs in Bangalore
- EV&V Engineer - Avionics - BSP & RTOSExpleo Jobs In En · Bangalore, KA
- IHR Shared Services Specialist (Temp)Internationalwaters · Bangalore, India
- ISoftware Development Lead Engineer - Waters ConnectInternationalwaters · Bangalore, India
- IInfoSec Lead Engineer - GRC, AIInternationalwaters · Bangalore, India
- Executive AssistantRefinitiv India Shared Services Private Limited · IND-Bangalore-A, RMZ Infinity
- SAP Functional ConsultantConcentrix Services Mexico, S.A. de C.V. · IND Bangalore - 55, Divyasree Towers
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.