Posted 14 days ago
Principal Physical Design Engineer
AI Summary
Lead PD Engineer for AI NPU at NXP, responsible for physical design and implementation of high-performance semiconductor ICs including floorplanning, placement, routing, CTS, and timing convergence.
About this role
Job Summary:
We are seeking a highly experienced Lead PD Engineer for AI NPU to lead and contribute to the physical design and implementation of complex, high-performance semiconductor integrated circuits. The individual is responsible from RTL synthesis, Floor planning, Placement, CTS, Routing, Timing convergence (STA). The individual contributes to problem solving related to physical design. Contributes to define best Physical design strategy per technology node.
Job Responsibilities
* Execute physical design activities including floorplanning, power planning, place and route, clock tree synthesis, and static timing analysis (STA).
* Collaborate with physical verification (DRC, LVS, Antenna) and resolve related issues.
* Collaborate with power integrity analysis (IR drop, EM) and optimize designs for power efficiency.
* Collaborate with design, verification, and DFT teams to ensure seamless integration and achieve project milestones.
* Analyze and resolve design issues related to timing, area, and power.
* Develop and maintain scripts for automation and efficiency improvements in the physical design flow.
* Contribute to the continuous improvement of physical design methodologies and flows.
* Generate comprehensive reports and documentation of design implementation.
Job Qualifications
* Bachelor's or Master's degree in VLSI or Electronics Engineering or a related field.
* Minimum 8 years of experience in digital physical design of complex SoCs or ASICs.
* Proficiency with industry-standard EDA tools for physical design (e.g., Cadence Innovus/Genus/Tempus or Synopsys Fusion Compiler/PrimeTime, Mentor Calibre).
* Solid understanding and experience of physical design concepts including floorplanning, placement, routing, clock tree synthesis, and physical verification.
* Strong knowledge of Static Timing Analysis (STA) and timing closure techniques.
* Experience with scripting languages such as Tcl, Perl, or Python.
* Familiarity with deep sub-micron process technologies.
* Good understanding of VLSI design principles and semiconductor physics.
* Excellent problem-solving skills and attention to detail.
* Ability to work effectively in a collaborative team environment.
* Good communication skills, both written and verbal.
Skills
Explore related jobs
More jobs at NXP USA Inc.
Similar Antenna jobs
Jobs in Hyderabad
- Job Posting Title Senior Software Engineer - Liquidity Book- Java FullstackFactSet Hong Kong Limited · Hyderabad, IND
- Enterprise Recruitment RepresentativeApplyBoard India Private Limited · Hyderabad
- Senior Software Engineer - Liquidity Book- Java FullstackFactSet Hong Kong Limited · Hyderabad, IND
- Senior Data Recoverability Engineer (Data Governance)FactSet Hong Kong Limited · India, Hyderabad
- Associate scientistLaboratorio de Control ARJ, S. A. de C. V. · Hyderabad, India
Senior Data ScientistDazn · India - Hyderabad
Browse these categories
Market data for this role
All reports →- SeriesRole reportsOne role family at a time: how many openings, what changed this week, who is hiring, what it pays.
- SeriesSalary reportsWhat employers publish in job postings, by level and workplace. Not self-reported pay.
- Market overviewState of tech hiring, September 2026: up 4.8%Tech hiring rose 4.8% month over month in September 2026, with 411,122 new listings. Customer support and account executive roles led the growth.