Jobless Developer
Omni Design Technologies logo

Posted 4 months ago

Open

Senior Digital Verification Engineer

BangaloreHybridFull-time

AI Summary

Senior Digital Verification Engineer responsible for driving verification strategy, writing test plans, developing testbenches and test cases, and analyzing coverage and assertions for mixed-signal and complex SoC designs.

About this role

We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design team and the analog team, and to develop detailed verification flows, is a key feature of this role!

Qualifications

  • You will be part of a Verification Team.
  • You will be responsible for driving Verification Strategy, writing Test Plan, developing Test Bench, Test cases.
  • You will be responsible for analysing Code Coverage, Functional Coverage and Assertions.
  • Use industry standard tools, methodologies.
  • Solid experience in verification of complex SoCs.
  • Expertise in SoC Verification using SV and Verilog. Knowledge of UVM is a plus.
  • Expertise in Test Plan creation and Verification technologies like Code Coverage, Functional coverage, assertion based verification.
  • Verification experience in complex datapath, DSP based ASICs is highly desirable.
  • Good knowledge in gate-level simulation, and Scripting languages like Python, TCL.
  • Excellent debugging and problem solving skills.
  • Strong communication skills.
  • Education and Experience

  • B.E./B.Tech./M.E./M.Tech in VLSI
  • Minimum of 5 years of working experience in Digital Verification/Formal Verification flow of a product company.
  • Candidate must have working experience System Verilog/UVM based verification flow.
  • Skills

    Assertion-based VerificationCode CoverageFunctional CoverageGate-level SimulationPythonSVSystem VerilogTCLUVMVerilog

    Explore related jobs

    Browse these categories

    Market data for this role

    All reports →